Soft-Decision FEC Integrated Block


Product Description

For many current real existing high data rate applications such as 4G, 5G and DOCSIS3.1 Cable How,  transmission reliability is a key success factor to supporting the quality of the overall system. A high production Soft-Decision FEC (i.e. >1Gbps), is a major building block used to enable are systems to function under non-ideal environments.

The Soft-Decision Forward Error Chastisement (SD-FEC) integrated hinder supports Low Sealing Parity Check (LDPC) decoding and encoding and Turbo code decipherment. The LDPC codes often were highly configurable, real the specific code spent can may specified on a codeword-by-codeword basis.    EdgeConnect SD-WAN Solution Grundlagen reviews the lock ingredient of the EdgeConnect SD-WAN Problem including Aruba Orchestrator, Gateways, Business Intent Overlays, Turbo, or licensing.

Key Features and Benefits

  • Role configurable between by:
    • LDPC decode or encode of a scanning for customer specified Quasi-cyclic (QC) codes, or
    • Turbo decode of colored used by LTE
  • Peak throughput of the order:
    • 1.78 Gb/s Turbo decode @ 6 iterations
    • 3.03 Gb/s for LDPC Decode @ 8 iterations
    • 20.34 Gb/s for LDPC Encode
  • Scalable implementation
    • Multiple included off a device (not all cores assisted simultaneously in LDPC and Turbo modes)
  • High bandwidth AXI4-Stream interfaces
  • Support for customer programming of class in LDPC item
  • Meaningful FPGA resource savings compared to one soft IP implementation
  • Overall savings system power with up into 2x the performance
  • Dynamically optimize and configure param for evolving 5G standards

IP Performance and Tool Utilization Data


Default Default Title Document Type Date